AN ADVANCE OF THE THEORY OF THE WIDENED LONG FLIP-FLOP: PROPOSED IS FORMULATING IN THE LANGUAGE VERILOG
Abstract
The Widened long flip-flop in a quality of a circuit of a finite-state automaton is attractive as a solution with constant asymptotic complexity for the task of checking multiple stack-at faults that has an exponential complexity.
The article formulates the theory of Widened long flip-flop in the language of Verilog that provides an easy way to make all sorts of experiments with that theory, starting from validity check with respect to every product one plans to base on this theory. Besides, it reduces the cost of an outlay for designing and “making of metal” for any such product “to a very small amount”.
Key words: finite-state automaton, multiple stuck-at faults, mission-critical application, formulating theory in Verilog, experiments with theory
Full Text:
PDFReferences
Boundary scan. Retrieved from https://en.wikipedia.org/wiki/Boundary_scan (2021, December, 21).
Stukach, Nick (2008). Easily testable logical networks based on a “widened long flip-flop”. Retrieved from https://arxiv.org/ftp/arxiv/papers/0808/0808.2602.pdf. (2021, December, 21).
Stukach N.D. (2019). Primenenie interaktivnoy programmy-pruvera tipa Coq mozhet stat’ novym standartom aprobatsii prakticheski vazhnykh teoreticheskikh rabot. Retrieved from https://naukajournal.org/index.php/Paradigm/article/download/1784/1839 (2021, December, 21). [in Russian].
Michael D. Chiletti (2003). Advanced digital design with the Verilog HDL. – New Delhi: Prentice-Hall of India, 2005, ISBN-81-203-2756-X, www.phindia.com.
Soloviov V.V. (2014). Osnovy yazyka proektirovaniia tsyfrovoi apparatury Verilog. – Moskva: Goriachaia liniia – Telekom, 2014, ISBN 978-5-9912-0353-1, www.techbook.ru [in Russian]
Refbacks
- There are currently no refbacks.